Commit Graph

70 Commits

Author SHA1 Message Date
carina@hades 354efc39b8 added a more code frinedly SetSetting and GetSetting 2022-08-29 18:06:12 -04:00
carina@hades 545aaec419 improved ClassData and channelSetting 2022-08-26 17:18:43 -04:00
carina@hades 7fb52da872 kind of complete the board Setting UI 2022-08-25 15:27:27 -04:00
carina@hades 7f720c1655 edited boardSetting panel 2022-08-24 17:50:21 -04:00
carina@hades c264157a4a added PSD buffer decode 2022-08-23 15:49:03 -04:00
carina@hades 4ead86783a many many changes 2022-08-23 13:43:05 -04:00
carina@hades c5fd1b1f65 now have proper energy. testing timestamp roll over 2022-08-18 17:34:28 -04:00
carina@hades b2b5c75bb3 created test_indep for testing code. 2022-08-17 16:08:49 -04:00
carina@hades be16a4369b snapshot, don't understand why triggered but zero energy 2022-08-15 18:54:55 -04:00
carina@hades 0a6f866f7a also save TRG-OUT setting, change PHA default channel setting 2022-08-12 18:13:54 -04:00
carina@hades 972c249076 the price for adjust setting directly to register is need to manually allocate memory. 2022-08-10 18:35:13 -04:00
carina@hades 1f943d8ded added PrintACQStatus 2022-08-09 17:31:36 -04:00
carina@hades 223d751ba3 EditByte in WriteRegister, coupled channel settings will set both channels 2022-08-09 17:01:08 -04:00
carina@hades f53601c063 added setting binary control 2022-08-09 16:02:45 -04:00
athena 304bebf467 remove *.cxx and *.pcm from repository 2022-08-06 01:38:01 -04:00
athena cb722ba86b checked all PHA parameters. added DataClass.h and macro.h 2022-08-05 18:15:50 -04:00
splitPoleDAQ c0f9aa5eba change nSample to ns 2022-08-05 16:32:46 -04:00
splitPoleDAQ 35278fc37b should focus on 1 board frist 2022-08-04 18:02:03 -04:00
splitPoleDAQ 14731d5dea seperated DigitizerClass to DigitizerPHA, DigitizerPSD, add prototye of FSUDAQ 2022-08-04 17:27:33 -04:00
splitPoleDAQ 240a35aba6 building the digitizer class 2022-08-03 19:00:41 -04:00